SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Spear, Chris

ISBN 10: 0387765298 / ISBN 13: 9780387765297

Edité par Springer, 2008

This item is in overall acceptable condition. Covers and dust jackets are intact but may have heavy wear including creases, bends, edge wear, curled corners or minor tears as well as stickers or sticker-residue. Pages are intact but may have minor curls, bends or moderate to considerable highlighting writing. Binding is intact; however, spine may have heavy wear. Digital codes may not be included and have not been tested to be redeemable and or active. A well-read copy overall. Please note that all items are donated goods and are in used condition. Orders shipped Monday through Friday! Your purchase helps put people to work and learn life skills to reach their full potential. Orders shipped Monday through Friday. Your purchase helps put people to work and learn life skills to reach their full potential. Thank you! N° de réf. du vendeur 466U1G001QO3

Synopsis :

The updated second edition of this book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch.

Détails bibliographiques

Titre : SystemVerilog for Verification: A Guide to ...
Éditeur : Springer
Date d'édition : 2008
Reliure : Couverture rigide
Etat : acceptable
Edition : 2ème Édition