A Systolic Array Optimizing Compiler (The Springer International Series in Engineering and Computer Science, 64)

Lam, Monica S.

ISBN 10: 0898383005 / ISBN 13: 9780898383003

Edité par Springer, 1989

A propos de cet article

Well packaged and promptly shipped from California. Partnered with Friends of the Library since 2010.

N° de réf. du vendeur 1LAUHV002IR9

Détails bibliographiques

• Titre: A Systolic Array Optimizing Compiler (The Springer International Series in Engineering and Computer Science, 64)
• Éditeur: Springer
• Date de parution: 1989
• Langue: anglais
• ISBN à 10 chiffres: 0898383005
• ISBN à 13 chiffres: 9780898383003
• Reliure: Couverture rigide
• État de l'article: New

A propos de ce titre

Synopsis

This book is a revision of my Ph. D. thesis dissertation submitted to Carnegie Mellon University in 1987. It documents the research and results of the compiler technology developed for the Warp machine. Warp is a systolic array built out of custom, high-performance processors, each of which can execute up to 10 million floating-point operations per second (10 MFLOPS). Under the direction of H. T. Kung, the Warp machine matured from an academic, experimental prototype to a commercial product of General Electric. The Warp machine demonstrated that the scalable architecture of high-peiformance, programmable systolic arrays represents a practical, cost-effective solu- tion to the present and future computation-intensive applications. The success of Warp led to the follow-on iWarp project, a joint project with Intel, to develop a single-chip 20 MFLOPS processor. The availability of the highly integrated iWarp processor will have a significant impact on parallel computing. One of the major challenges in the development of Warp was to build an optimizing compiler for the machine. First, the processors in the xx A Systolic Array Optimizing Compiler array cooperate at a fine granularity of parallelism, interaction between processors must be considered in the generation of code for individual processors. Second, the individual processors themselves derive their performance from a VLIW (Very Long Instruction Word) instruction set and a high degree of internal pipelining and parallelism. The compiler contains optimizations pertaining to the array level of parallelism, as well as optimizations for the individual VLIW processors.