Universal Verification Methodology Based Verification Environment: Theory and Practice

Jain, Abhishek

ISBN 10: 3659476048 / ISBN 13: 9783659476044

Edité par LAP LAMBERT Academic Publishing, 2014

In. N° de réf. du vendeur ria9783659476044_new

Synopsis :

Ever increasing silicon design complexity and transistor density, product differentiation and time to market are major factors creating huge pressure on complete design flow. This book covers Verification phase by describing the concepts of Universal Verification Methodology (UVM) and by presenting a pragmatic approach of developing efficient and unified advanced verification environment at all levels using Universal Verification Methodology along with Assertion based verification, hardware acceleration and Transaction Level Modeling. This book is written primarily for verification engineers performing verification of complex IP blocks or entire system-on-chip (SoC) designs. However, much of material will also be of interest to SoC project managers as well as designers to learn more about verification. Furthermore, this book includes detailed information about verification environment for one case which can be easily used as reference for other cases.

À propos de l?auteur: Abhishek Jain, Technical Manager at STMicroelectronics, India, has done M.Tech in Computer Science from IETE, M.Sc. Electronics from University of Delhi and PGDBA in Operations Management from Symbiosis. Driving key activities on Functional Verification Flow in Imaging group of STMicroelectronics.Doing Research in Efficient Verification Management.

Détails bibliographiques

Titre : Universal Verification Methodology Based ...
Éditeur : LAP LAMBERT Academic Publishing
Date d'édition : 2014
Reliure : Couverture souple
Etat : New