Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them

Sutherland, Stuart; Mills, Don

ISBN 10: 0387717145 / ISBN 13: 9780387717142

Edité par Springer, 2007

A propos de cet article

In.

N° de réf. du vendeur ria9780387717142_new

Détails bibliographiques

• Titre: Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
• Éditeur: Springer
• Date de parution: 2007
• Langue: anglais
• ISBN à 10 chiffres: 0387717145
• ISBN à 13 chiffres: 9780387717142
• Reliure: Couverture rigide
• État de l'article: New

A propos de ce titre

Synopsis

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them. This book is unique because while there are many books that teach the language, and a few that try to teach coding style, no other book addresses how to recognize and avoid coding errors with these languages.