Sequential Logic Testing and Verification (The Kluwer International Series in Engineering and Computer Science; SECS 163)

Ghosh, Abhijit; Devadas, Srinivas; Newton, A. Richard

ISBN 10: 0792391888 / ISBN 13: 9780792391883

Edité par Kluwer Academic Publishers, Norwell, MA, U.S.A., 1992

A propos de cet article

Hardcover with black lettering on spine and upper board in very good clean condition, showing minimal signs of wear. Yellow stain through pages 61-64, otherwise pages are clean and unmarked. Previous owner's name on FEP. No dust jacket. T.

N° de réf. du vendeur 248668

Détails bibliographiques

• Titre: Sequential Logic Testing and Verification (The Kluwer International Series in Engineering and Computer Science; SECS 163)
• Éditeur: Kluwer Academic Publishers, Norwell, MA, U.S.A.
• Date de parution: 1992
• Langue: anglais
• ISBN à 10 chiffres: 0792391888
• ISBN à 13 chiffres: 9780792391883
• Reliure: hardcover
• Édition: First Edition.
• État de l'article: Good
• État de la jaquette: No Dust Jacket
• Type de livre: Used
• Catalogues du vendeur:
  • Science - Electronics

A propos de ce titre

Synopsis

In order to design and build computers that achieve and sustain high performance, it is essential that reliability issues be considered care- fully. The problem has several aspects. Certainly, considering reliability implies that an engineer must be able to analyze how design decisions affect the incidence of failure. For instance, in order design reliable inte- gritted circuits, it is necessary to analyze how decisions regarding design rules affect the yield, i.e., the percentage of functional chips obtained by the manufacturing process. Of equal importance in producing reliable computers is the detection of failures in its Very Large Scale Integrated (VLSI) circuit components, caused by errors in the design specification, implementation, or manufacturing processes. Design verification involves the checking of the specification of a design for correctness prior to carrying out an implementation. Implementation verification ensures that the manual design or automatic synthesis process is correct, i.e., the mask-level description correctly implements the specification. Manufacture test involves the checking of the complex fabrication process for correctness, i.e., ensuring that there are no manufacturing defects in the integrated circuit. It should be noted that all the above verification mechanisms deal not only with verifying the functionality of the integrated circuit but also its performance.