EUR 15,84
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : Acceptable. The item is fairly worn but still readable. The book may have some cosmetic wear (i.e. creased spine/cover, scratches, curled corners, folded pages, sunburn, stains, water damage, bent, torn, damaged binding, dent). - The dust jacket if present, may be marked, and have considerable heavy wear. - The book might be ex-library copy, and may have the markings and stickers associated from the library - The book may have considerable highlights/notes/underlined pages but the text is legible - Accessories such as CD, codes, toys, may not be included - Safe and Secure Mailer - No Hassle Return.
Vendeur : Bay State Book Company, North Smithfield, RI, Etats-Unis
EUR 43,51
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : acceptable. The book is complete and readable, with all pages and cover intact. Dust jacket, shrink wrap, or boxed set case may be missing. Pages may have light notes, highlighting, or minor water exposure, but nothing that affects readability. May be an ex-library copy and could include library markings or stickers.
Vendeur : World of Books (was SecondSale), Montgomery, IL, Etats-Unis
EUR 45,77
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : Good. Item in good condition and has highlighting/writing on text. Used texts may not contain supplemental items such as CDs, info-trac etc.
Edité par Springer
Vendeur : Academic Book Solutions, Medford, NY, Etats-Unis
EUR 45,78
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : LikeNew. Used Like New, no missing pages, no damage to binding, may have a remainder mark.
EUR 118,23
Quantité disponible : 1 disponible(s)
Ajouter au panierPAPERBACK. Etat : Good. 2006 paperback. Binding solid, pages crisp and clean, no markings found. Covers creased but bright and shiny with light scuffs and dents. Extremities bumped with creased corners.
EUR 123,68
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. SUPER FAST SHIPPING.
EUR 131,50
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 133,44
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
EUR 115,65
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
hardcover. Etat : New. In shrink wrap. Looks like an interesting title!
EUR 174,28
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : new. Excellent Condition.Excels in customer satisfaction, prompt replies, and quality checks.
EUR 183,53
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 440.
EUR 120,05
Quantité disponible : 5 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Writing Testbenches using SystemVerilog | Janick Bergeron | Taschenbuch | xxvi | Englisch | 2010 | Springer US | EAN 9781441939784 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
EUR 199,72
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 194,09
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. SUPER FAST SHIPPING.
EUR 191,90
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
Edité par Springer US, Springer New York Okt 2010, 2010
ISBN 10 : 1441939784 ISBN 13 : 9781441939784
Langue: anglais
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 139,09
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Neuware -If you survey hardware design groups, you will learn that between 60% and 80% of their effort is dedicated to verification. This may seem unusually large, but I include in 'verification' all debugging and correctness checking activities, not just writing and running testbenches. Every time a hardware designer pulls up a waveform viewer, he or she performs a verification task. With today¿s ASIC and FPGA sizes and geometries, getting a design to fit and run at speed is no longer the main challenge. It is to get the right design, working as intended, at the right time. Unlike synthesizable coding, there is no particular coding style nor language required for verification. The freedom of using any l- guage that can be interfaced to a simulator and of using any features of that language has produced a wide array of techniques and approaches to verification. The continued absence of constraints and historical shortage of available expertise in verification, c- pled with an apparent under-appreciation of and under-investment in the verification function, has resulted in several different ad hoc approaches. The consequences of an informal, ill-equipped and understaffed verification process can range from a non-functional design requiring several re-spins, through a design with only a s- set of the intended functionality, to a delayed product shipment.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 440 pp. Englisch.
EUR 205,33
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 191,88
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Edité par Springer US, Springer New York, 2010
ISBN 10 : 1441939784 ISBN 13 : 9781441939784
Langue: anglais
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 143,31
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - If you survey hardware design groups, you will learn that between 60% and 80% of their effort is dedicated to verification. This may seem unusually large, but I include in 'verification' all debugging and correctness checking activities, not just writing and running testbenches. Every time a hardware designer pulls up a waveform viewer, he or she performs a verification task. With today's ASIC and FPGA sizes and geometries, getting a design to fit and run at speed is no longer the main challenge. It is to get the right design, working as intended, at the right time. Unlike synthesizable coding, there is no particular coding style nor language required for verification. The freedom of using any l- guage that can be interfaced to a simulator and of using any features of that language has produced a wide array of techniques and approaches to verification. The continued absence of constraints and historical shortage of available expertise in verification, c- pled with an apparent under-appreciation of and under-investment in the verification function, has resulted in several different ad hoc approaches. The consequences of an informal, ill-equipped and understaffed verification process can range from a non-functional design requiring several re-spins, through a design with only a s- set of the intended functionality, to a delayed product shipment.
EUR 197,59
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : Like New. Like New. book.
EUR 211,61
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
EUR 202,27
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Like New. Like New. book.
EUR 235,56
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
EUR 227,39
Quantité disponible : Plus de 20 disponibles
Ajouter au panierGebunden. Etat : New.
EUR 318,78
Quantité disponible : 2 disponible(s)
Ajouter au panierBuch. Etat : Neu. Neuware - If you survey hardware design groups, you will learn that between 60% and 80% of their effort is dedicated to verification. This may seem unusually large, but I include in 'verification' all debugging and correctness checking activities, not just writing and running testbenches. Every time a hardware designer pulls up a waveform viewer, he or she performs a verification task. With today's ASIC and FPGA sizes and geometries, getting a design to fit and run at speed is no longer the main challenge. It is to get the right design, working as intended, at the right time. Unlike synthesizable coding, there is no particular coding style nor language required for verification. The freedom of using any l- guage that can be interfaced to a simulator and of using any features of that language has produced a wide array of techniques and approaches to verification. The continued absence of constraints and historical shortage of available expertise in verification, c- pled with an apparent under-appreciation of and under-investment in the verification function, has resulted in several different ad hoc approaches. The consequences of an informal, ill-equipped and understaffed verification process can range from a non-functional design requiring several re-spins, through a design with only a s- set of the intended functionality, to a delayed product shipment.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 139,09
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Verification is too often approached in an ad hoc fashion. Visually inspecting simulation results is no longer feasible and the directed test-case methodology is reaching its limit. Moore's Law demands a productivity revolution in functional verification methodology.Writing Testbenches Using SystemVerilog offers a clear blueprint of a verification process that aims for first-time success using the SystemVerilog language. From simulators to source management tools, from specification to functional coverage, from I's and O's to high-level abstractions, from interfaces to bus-functional models, from transactions to self-checking testbenches, from directed testcases to constrained random generators, from behavioral models to regression suites, this book covers it all.Writing Testbenches Using SystemVerilog presents many of the functional verification features that were added to the Verilog language as part of SystemVerilog. Interfaces, virtual modports, classes, program blocks, clocking blocks and others SystemVerilog features are introduced within a coherent verification methodology and usage model.Writing Testbenches Using SystemVerilog introduces the reader to all elements of a modern, scalable verification methodology. It is an introduction and prelude to the verification methodology detailed in the Verification Methodology Manual for SystemVerilog. It is a SystemVerilog version of the author's bestselling book Writing Testbenches: Functional Verification of HDL Models. 440 pp. Englisch.
Edité par Springer-Verlag New York Inc., 2010
ISBN 10 : 1441939784 ISBN 13 : 9781441939784
Langue: anglais
Vendeur : THE SAINT BOOKSTORE, Southport, Royaume-Uni
EUR 162,27
Quantité disponible : Plus de 20 disponibles
Ajouter au panierPaperback / softback. Etat : New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 643.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 196,51
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. Print on Demand pp. 440 49:B&W 6.14 x 9.21 in or 234 x 156 mm (Royal 8vo) Perfect Bound on White w/Gloss Lam.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 197,11
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. PRINT ON DEMAND pp. 440.