This book overviews VLSI technology constraints and introduces the architecture of the Trident processor, which tries to overcome these constraints and to satisfy the requirement of future applications. In addition, this book proposes the use of a multi-level instruction set architecture (ISA) to express fine-grain data parallelism to the Trident processor instead of using a huge transistor budget to dynamically extract it. Since the fundamental data structures for a wide variety of data parallel applications are scalar, vector, and matrix, our proposed Trident processor extends a scalar ISA with vector and matrix instruction sets to effectively process data parallel applications. Like vector microarchitectures, the Trident processor consists of a set of parallel lanes (each lane contains a set of vector pipelines and a slice of a register file) combined with a fast scalar core. However, the Trident processor can effectively process on parallel lanes not only vector but also matrix data.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book overviews VLSI technology constraints and introduces the architecture of the Trident processor, which tries to overcome these constraints and to satisfy the requirement of future applications. In addition, this book proposes the use of a multi-level instruction set architecture (ISA) to express fine-grain data parallelism to the Trident processor instead of using a huge transistor budget to dynamically extract it. Since the fundamental data structures for a wide variety of data parallel applications are scalar, vector, and matrix, our proposed Trident processor extends a scalar ISA with vector and matrix instruction sets to effectively process data parallel applications. Like vector microarchitectures, the Trident processor consists of a set of parallel lanes (each lane contains a set of vector pipelines and a slice of a register file) combined with a fast scalar core. However, the Trident processor can effectively process on parallel lanes not only vector but also matrix data. 228 pp. Englisch. N° de réf. du vendeur 9783844395327
Quantité disponible : 2 disponible(s)
Vendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Soliman MostafaMostafa I. Soliman is an associate professor at the South Valley University, Egypt. He received M.E. (1998) from Egypt and Ph.D. (2004) from Aizu University, Japan in Computer Science and Engineering. He is interest. N° de réf. du vendeur 5477006
Quantité disponible : Plus de 20 disponibles
Vendeur : preigu, Osnabrück, Allemagne
Taschenbuch. Etat : Neu. A Technology-Scalable Matrix Processor for Data Parallel Applications | Trident Processor | Mostafa Soliman | Taschenbuch | 228 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783844395327 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. N° de réf. du vendeur 106972095
Quantité disponible : 5 disponible(s)
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Taschenbuch. Etat : Neu. Neuware -This book overviews VLSI technology constraints and introduces the architecture of the Trident processor, which tries to overcome these constraints and to satisfy the requirement of future applications. In addition, this book proposes the use of a multi-level instruction set architecture (ISA) to express fine-grain data parallelism to the Trident processor instead of using a huge transistor budget to dynamically extract it. Since the fundamental data structures for a wide variety of data parallel applications are scalar, vector, and matrix, our proposed Trident processor extends a scalar ISA with vector and matrix instruction sets to effectively process data parallel applications. Like vector microarchitectures, the Trident processor consists of a set of parallel lanes (each lane contains a set of vector pipelines and a slice of a register file) combined with a fast scalar core. However, the Trident processor can effectively process on parallel lanes not only vector but also matrix data.Books on Demand GmbH, Überseering 33, 22297 Hamburg 228 pp. Englisch. N° de réf. du vendeur 9783844395327
Quantité disponible : 2 disponible(s)
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book overviews VLSI technology constraints and introduces the architecture of the Trident processor, which tries to overcome these constraints and to satisfy the requirement of future applications. In addition, this book proposes the use of a multi-level instruction set architecture (ISA) to express fine-grain data parallelism to the Trident processor instead of using a huge transistor budget to dynamically extract it. Since the fundamental data structures for a wide variety of data parallel applications are scalar, vector, and matrix, our proposed Trident processor extends a scalar ISA with vector and matrix instruction sets to effectively process data parallel applications. Like vector microarchitectures, the Trident processor consists of a set of parallel lanes (each lane contains a set of vector pipelines and a slice of a register file) combined with a fast scalar core. However, the Trident processor can effectively process on parallel lanes not only vector but also matrix data. N° de réf. du vendeur 9783844395327
Quantité disponible : 1 disponible(s)