Layout-Aware Analog Synthesis Methodology | Approaches for Parasitic-Inclusive Symbolic Circuit Representation and Extraction for Synthesis

Raoul Badaoui

ISBN 10: 3844304797 / ISBN 13: 9783844304794

Edité par LAP LAMBERT Academic Publishing, 2011

A propos de cet article

Layout-Aware Analog Synthesis Methodology | Approaches for Parasitic-Inclusive Symbolic Circuit Representation and Extraction for Synthesis | Raoul Badaoui | Taschenbuch | 176 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783844304794 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.

N° de réf. du vendeur 107054461

Détails bibliographiques

• Titre: Layout-Aware Analog Synthesis Methodology | Approaches for Parasitic-Inclusive Symbolic Circuit Representation and Extraction for Synthesis
• Éditeur: LAP LAMBERT Academic Publishing
• Date de parution: 2011
• Langue: anglais
• ISBN à 10 chiffres: 3844304797
• ISBN à 13 chiffres: 9783844304794
• Reliure: Taschenbuch
• État de l'article: Neu
• Dimensions: 220 L x 150 H x 11 P (en millimètres) 220 millimètres de largeur par 150 millimètres de hauteur par 11 millimètres de profondeur
• Poids: 280 grammes
• Catalogues du vendeur:
  • Bücher

A propos de ce titre

Synopsis

Layout-induced parasitics have significant effects on the behavior of circuits in general and the performance of high-frequency analog ones in particular. To achieve parasite-inclusive performance-closure, layout-aware circuit synthesis methodologies are beginning to emerge. In layout-in-the-loop synthesis methodologies, performance analysis is based on the generation of a concrete layout for the explored circuit sizes. A parasite-inclusive circuit is extracted from the layout using a standard extractor and is analyzed using a simulator to determine whether the required constraints are met; this is time consuming. Various approaches of estimating parasitics lack the correctness that would only come from examining the layout itself. The proposed approach tries to include the exactness of the layout to be generated without actually generating it. It relies on using pre-generated structures for the specified unsized circuit; these structures are generated pre-synthesis and contain the information that a layout would have provided to a synthesis process if it was to be generated. This information contains extraction specifics for modules, their location and routing characteristics.