Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 114,48
Quantité disponible : 5 disponible(s)
Ajouter au panierEtat : New.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 140,56
Quantité disponible : 5 disponible(s)
Ajouter au panierEtat : New.
Edité par Wiley-Blackwell 2016-02-26, 2016
ISBN 10 : 111875011X ISBN 13 : 9781118750117
Langue: anglais
Vendeur : Chiron Media, Wallingford, Royaume-Uni
EUR 142,73
Quantité disponible : 10 disponible(s)
Ajouter au panierHardcover. Etat : New.
Vendeur : Ubiquity Trade, Miami, FL, Etats-Unis
EUR 169,47
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. Brand new! Please provide a physical shipping address.
Edité par John Wiley and Sons Inc, US, 2016
ISBN 10 : 111875011X ISBN 13 : 9781118750117
Langue: anglais
Vendeur : Rarewaves.com USA, London, LONDO, Royaume-Uni
EUR 179,20
Quantité disponible : 5 disponible(s)
Ajouter au panierHardback. Etat : New. Demonstrates techniques which will allow rewiring rates of over 95%, enabling adoption of deep sub-micron chips for industrial applications Logic synthesis is an essential part of the modern digital IC design process in semi-conductor industry. This book discusses a logic synthesis technique called "rewiring" and its latest technical advancement in term of rewirability. Rewiring technique has surfaced in academic research since 1993 and there is currently no book available on the market which systematically and comprehensively discusses this rewiring technology. The authors cover logic transformation techniques with concentration on rewiring. For many decades, the effect of wiring on logic structures has been ignored due to an ideal view of wires and their negligible role in the circuit performance. However in today's semiconductor technology wiring is the major player in circuit performance degeneration and logic synthesis engines can be improved to deal with this through wire-based transformations. This book introduces the automatic test pattern generation (ATPG)-based rewiring techniques, which are recently active in the realm of logic synthesis/verification of VLSI/SOC designs. Unique comprehensive coverage of semiconductor rewiring techniques written by leading researchers in the fieldProvides complete coverage of rewiring from an introductory to intermediate levelRewiring is explained as a flexible technique for Boolean logic synthesis, introducing the concept of Boolean circuit transformation and testing, with examplesReaders can directly apply the described techniques to real-world VLSI design issuesFocuses on the automatic test pattern generation (ATPG) based rewiring methods although some non-ATPG based rewiring methods such as graph based alternative wiring (GBAW), and "set of pairs of functions to be distinguished" (SPFD) based rewiring are also discussed A valuable resource for researchers and postgraduate students in VLSI and SoC design, as well as digital design engineers, EDA software developers, and design automation experts that specialize in the synthesis and optimization of logical circuits.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 166,86
Quantité disponible : 5 disponible(s)
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 189,35
Quantité disponible : 5 disponible(s)
Ajouter au panierEtat : As New. Unread book in perfect condition.
EUR 138,39
Quantité disponible : Plus de 20 disponibles
Ajouter au panierGebunden. Etat : New. Demonstrates techniques which will allow rewiring rates of over 95%, enabling adoption of deep sub-micron chips for industrial applicationsLogic synthesis is an essential part of the modern digital IC design process in semi-conductor industry. This book dis.
Edité par John Wiley and Sons Inc, US, 2016
ISBN 10 : 111875011X ISBN 13 : 9781118750117
Langue: anglais
Vendeur : Rarewaves.com UK, London, Royaume-Uni
EUR 162,03
Quantité disponible : 5 disponible(s)
Ajouter au panierHardback. Etat : New. Demonstrates techniques which will allow rewiring rates of over 95%, enabling adoption of deep sub-micron chips for industrial applications Logic synthesis is an essential part of the modern digital IC design process in semi-conductor industry. This book discusses a logic synthesis technique called "rewiring" and its latest technical advancement in term of rewirability. Rewiring technique has surfaced in academic research since 1993 and there is currently no book available on the market which systematically and comprehensively discusses this rewiring technology. The authors cover logic transformation techniques with concentration on rewiring. For many decades, the effect of wiring on logic structures has been ignored due to an ideal view of wires and their negligible role in the circuit performance. However in today's semiconductor technology wiring is the major player in circuit performance degeneration and logic synthesis engines can be improved to deal with this through wire-based transformations. This book introduces the automatic test pattern generation (ATPG)-based rewiring techniques, which are recently active in the realm of logic synthesis/verification of VLSI/SOC designs. Unique comprehensive coverage of semiconductor rewiring techniques written by leading researchers in the fieldProvides complete coverage of rewiring from an introductory to intermediate levelRewiring is explained as a flexible technique for Boolean logic synthesis, introducing the concept of Boolean circuit transformation and testing, with examplesReaders can directly apply the described techniques to real-world VLSI design issuesFocuses on the automatic test pattern generation (ATPG) based rewiring methods although some non-ATPG based rewiring methods such as graph based alternative wiring (GBAW), and "set of pairs of functions to be distinguished" (SPFD) based rewiring are also discussed A valuable resource for researchers and postgraduate students in VLSI and SoC design, as well as digital design engineers, EDA software developers, and design automation experts that specialize in the synthesis and optimization of logical circuits.