Isbn: 9783389028421 - an introduction to risc v. "reduced instruction set computer" processor (7 résultats)

- Couverture souple
Vendeur : California Books, Miami, FL, Etats-UnisCalifornia Books
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 27,58
Frais de port gratuitsExpédition nationale : Etats-UnisQuantité disponible : Plus de 20 disponibles
Etat : New.

- Couverture souple
Vendeur : Rarewaves.com USA, London, LONDO, Royaume-UniRarewaves.com USA
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 33,07
Frais de port gratuitsExpédition depuis Royaume-Uni vers Etats-UnisQuantité disponible : Plus de 20 disponibles
Paperback. Etat : New.

- Couverture souple
Vendeur : AHA-BUCH GmbH, Einbeck, AllemagneAHA-BUCH GmbH
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 18,95
EUR 60,34 expéditionExpédition depuis Allemagne vers Etats-UnisQuantité disponible : 1 disponible
Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Document from the year 2024 in the subject Computer Science, grade: A, , language: English, abstract: RISC-V, an open-source Instruction Set Architecture (ISA), has become a significant performer in the realm of computer architecture, challenging traditional proprietary designs and opening the doors for innovation and customization. Initially in this work, RISC-V¿s historical evolution, its architecture, including its design concepts, instruction set, register file and implementations, were understood through a literature survey.A comprehensive literature survey is conducted on various variants of RISC-V family and their applications, which include lowering total costs, speeding up processor execution, consuming less power, and creating a more manageable and compact versions of the original architecture. The study includes a thorough analysis of several RISC-V variations. According to review of the literature, the 32-bit biRISC-V processor core is the newest member of the RISC-V family and using superscalar dual issue design to increase processor overall throughput.…

- Couverture souple
Vendeur : Rarewaves.com UK, London, Royaume-UniRarewaves.com UK
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 31,57
EUR 76,80 expéditionExpédition depuis Royaume-Uni vers Etats-UnisQuantité disponible : Plus de 20 disponibles
Paperback. Etat : New.

- Couverture souple
- impression à la demande
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AllemagneBuchWeltWeit Ludwig Meier e.K.
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 18,95
EUR 23,00 expéditionExpédition depuis Allemagne vers Etats-UnisQuantité disponible : 2 disponibles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 36 pp. Englisch.

- Couverture souple
- impression à la demande
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagnebuchversandmimpf2000
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 18,95
EUR 60,00 expéditionExpédition depuis Allemagne vers Etats-UnisQuantité disponible : 1 disponible
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Document from the year 2024 in the subject Computer Science, grade: A, , language: English, abstract: RISC-V, an open-source Instruction Set Architecture (ISA), has become a significant performer in the realm of computer architecture, challenging traditional proprietary designs and opening the doors for innovation and customization. Initially in this work, RISC-V¿s historical evolution, its architecture, including its design concepts, instruction set, register file and implementations, were understood through a literature survey.A comprehensive literature survey is conducted on various variants of RISC-V family and their applications, which include lowering total costs, speeding up processor execution, consuming less power, and creating a more manageable and compact versions of the original architecture. The study includes a thorough analysis of several RISC-V variations. According to review of the literature, the 32-bit biRISC-V processor core is the newest member of the RISC-V family and using superscalar dual issue design to increase processor overall throughput.Books on Demand GmbH, Überseering 33, 22297 Hamburg 36 pp. Englisch.…

- Couverture souple
- impression à la demande
Vendeur : preigu, Osnabrück, Allemagnepreigu
Contacter le vendeurVendeur avec une évaluation de 5 étoilesEtat: Neuf
EUR 18,95
EUR 70,00 expéditionExpédition depuis Allemagne vers Etats-UnisQuantité disponible : 5 disponibles
Taschenbuch. Etat : Neu. An Introduction to RISC V. "Reduced Instruction Set Computer" Processor | Arpita Patel | Taschenbuch | Englisch | 2024 | GRIN Verlag | EAN 9783389028421 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand.…