Vendeur : Friends of Poughkeepsie Library, Poughkeepsie, NY, Etats-Unis
Edition originale Signé
EUR 44,36
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Very Good. 1st Edition. Signed by Paul A. Totta. Boards with superficial wear, light edge wear. Spine with some creasing toward tips. Internally clean and unmarked. Light soil to textblock edges. Due to weight of book, international orders cannot be accepted. Shelf 5c. Signed by Author(s).
EUR 48,37
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 50,25
Quantité disponible : 5 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Area Array Interconnection Handbook | Paul A. Totta (u. a.) | Taschenbuch | 2 Taschenbücher | Englisch | 2012 | Springer US | EAN 9781461355298 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Langue: anglais
Edité par Springer US, Springer New York, 2012
ISBN 10 : 146135529X ISBN 13 : 9781461355298
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 62,15
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Microelectronic packaging has been recognized as an important 'enabler' for the solid state revolution in electronics which we have witnessed in the last third of the twentieth century. Packaging has provided the necessary external wiring and interconnection capability for transistors and integrated circuits while they have gone through their own spectacular revolution from discrete device to gigascale integration. At IBM we are proud to have created the initial, simple concept of flip chip with solder bump connections at a time when a better way was needed to boost the reliability and improve the manufacturability of semiconductors. The basic design which was chosen for SLT (Solid Logic Technology) in the 1960s was easily extended to integrated circuits in the '70s and VLSI in the '80s and '90s. Three I/O bumps have grown to 3000 with even more anticipated for the future. The package families have evolved from thick-film (SLT) to thin-film (metallized ceramic) to co-fired multi-layer ceramic. A later family or ceramics with matching expansivity to sili con and copper internal wiring was developed as a predecessor of the chip interconnection revolution in copper, multilevel, submicron wiring. Powerful server packages have been de veloped in which the combined chip and package copper wiring exceeds a kilometer. All of this was achieved with the constant objective of minimizing circuit delays through short, efficient interconnects.
EUR 194,37
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 53,49
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Microelectronic packaging has been recognized as an important 'enabler' for the solid state revolution in electronics which we have witnessed in the last third of the twentieth century. Packaging has provided the necessary external wiring and interconnection capability for transistors and integrated circuits while they have gone through their own spectacular revolution from discrete device to gigascale integration. At IBM we are proud to have created the initial, simple concept of flip chip with solder bump connections at a time when a better way was needed to boost the reliability and improve the manufacturability of semiconductors. The basic design which was chosen for SLT (Solid Logic Technology) in the 1960s was easily extended to integrated circuits in the '70s and VLSI in the '80s and '90s. Three I/O bumps have grown to 3000 with even more anticipated for the future. The package families have evolved from thick-film (SLT) to thin-film (metallized ceramic) to co-fired multi-layer ceramic. A later family or ceramics with matching expansivity to sili con and copper internal wiring was developed as a predecessor of the chip interconnection revolution in copper, multilevel, submicron wiring. Powerful server packages have been de veloped in which the combined chip and package copper wiring exceeds a kilometer. All of this was achieved with the constant objective of minimizing circuit delays through short, efficient interconnects. 1332 pp. Englisch.
Langue: anglais
Edité par Springer US, Chapman And Hall/CRC Nov 2012, 2012
ISBN 10 : 146135529X ISBN 13 : 9781461355298
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 53,49
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Microelectronic packaging has been recognized as an important 'enabler' for the solid state revolution in electronics which we have witnessed in the last third of the twentieth century. Packaging has provided the necessary external wiring and interconnection capability for transistors and integrated circuits while they have gone through their own spectacular revolution from discrete device to gigascale integration. At IBM we are proud to have created the initial, simple concept of flip chip with solder bump connections at a time when a better way was needed to boost the reliability and improve the manufacturability of semiconductors. The basic design which was chosen for SLT (Solid Logic Technology) in the 1960s was easily extended to integrated circuits in the '70s and VLSI in the '80s and '90s. Three I/O bumps have grown to 3000 with even more anticipated for the future. The package families have evolved from thick-film (SLT) to thin-film (metallized ceramic) to co-fired multi-layer ceramic. A later family or ceramics with matching expansivity to sili con and copper internal wiring was developed as a predecessor of the chip interconnection revolution in copper, multilevel, submicron wiring. Powerful server packages have been de veloped in which the combined chip and package copper wiring exceeds a kilometer. All of this was achieved with the constant objective of minimizing circuit delays through short, efficient interconnects.Springer-Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 1332 pp. Englisch.