EUR 123,12
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 129,49
Quantité disponible : 1 disponible(s)
Ajouter au panierhardcover. Etat : Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
EUR 133,05
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 564.
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
EUR 126,21
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
EUR 140,28
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 564 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
EUR 142,48
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 564.
Edité par Springer International Publishing, 2016
ISBN 10 : 3319331094 ISBN 13 : 9783319331096
Langue: anglais
Vendeur : moluna, Greven, Allemagne
EUR 107,09
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
EUR 156,72
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
EUR 177,64
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Edité par Springer International Publishing, 2016
ISBN 10 : 3319331094 ISBN 13 : 9783319331096
Langue: anglais
Vendeur : preigu, Osnabrück, Allemagne
EUR 111,15
Quantité disponible : 5 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. SVA: The Power of Assertions in SystemVerilog | Eduard Cerny (u. a.) | Taschenbuch | xix | Englisch | 2016 | Springer International Publishing | EAN 9783319331096 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
EUR 168,25
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
EUR 185,42
Quantité disponible : 2 disponible(s)
Ajouter au panierPaperback. Etat : Brand New. 2nd reprint edition. 612 pages. 9.25x6.10x1.38 inches. In Stock.
Edité par Springer International Publishing, Springer International Publishing, 2016
ISBN 10 : 3319331094 ISBN 13 : 9783319331096
Langue: anglais
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 128,39
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Edité par Springer International Publishing, 2014
ISBN 10 : 3319071386 ISBN 13 : 9783319071381
Langue: anglais
Vendeur : moluna, Greven, Allemagne
EUR 149,85
Quantité disponible : Plus de 20 disponibles
Ajouter au panierGebunden. Etat : New.
EUR 191,62
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : Like New. Like New. book.
EUR 238,76
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 609.
EUR 242,42
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. 2nd Edition NO-PA03JAN2015-KAP.
Edité par Springer International Publishing, Springer International Publishing Sep 2014, 2014
ISBN 10 : 3319071386 ISBN 13 : 9783319071381
Langue: anglais
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 181,89
Quantité disponible : 2 disponible(s)
Ajouter au panierBuch. Etat : Neu. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Edité par Springer International Publishing, Springer Nature Switzerland, 2014
ISBN 10 : 3319071386 ISBN 13 : 9783319071381
Langue: anglais
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 181,89
Quantité disponible : 1 disponible(s)
Ajouter au panierBuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
EUR 267,24
Quantité disponible : 2 disponible(s)
Ajouter au panierHardcover. Etat : Brand New. 2nd edition. 612 pages. 9.25x6.10x1.40 inches. In Stock.
EUR 257,05
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Like New. Like New. book.
Edité par Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10 : 3319331094 ISBN 13 : 9783319331096
Langue: anglais
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 128,39
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Edité par Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10 : 3319331094 ISBN 13 : 9783319331096
Langue: anglais
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 128,39
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Edité par Springer International Publishing, Springer Nature Switzerland Sep 2014, 2014
ISBN 10 : 3319071386 ISBN 13 : 9783319071381
Langue: anglais
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 181,89
Quantité disponible : 2 disponible(s)
Ajouter au panierBuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Edité par Springer International Publishing, 2014
ISBN 10 : 3319071386 ISBN 13 : 9783319071381
Langue: anglais
Vendeur : preigu, Osnabrück, Allemagne
EUR 155,45
Quantité disponible : 5 disponible(s)
Ajouter au panierBuch. Etat : Neu. SVA: The Power of Assertions in SystemVerilog | Eduard Cerny (u. a.) | Buch | xix | Englisch | 2014 | Springer International Publishing | EAN 9783319071381 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 256,65
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. Print on Demand pp. 609.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 259,20
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. Print on Demand.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 256,93
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. PRINT ON DEMAND pp. 609.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 260,37
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. PRINT ON DEMAND.