EUR 30,95
Quantité disponible : 1 disponible(s)
Ajouter au panierhardcover. Etat : Very Good. Connecting readers with great books since 1972! Used books may not include companion materials, and may have some shelf wear or limited writing. We ship orders daily and Customer Service is our top priority!
EUR 34,48
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : As New. No Jacket. Pages are clean and are not marred by notes or folds of any kind. ~ ThriftBooks: Read More, Spend Less.
EUR 68,33
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : New.
EUR 67,15
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 68,52
Quantité disponible : 4 disponible(s)
Ajouter au panierpaperback. Etat : New. Ships in a BOX from Central Missouri! UPS shipping for most packages, (Priority Mail for AK/HI/APO/PO Boxes).
EUR 79,39
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : Grand Eagle Retail, Bensenville, IL, Etats-Unis
EUR 93,34
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : new. Paperback. Learn to model for synthesis using VHDL. See the details of how VHDL gets translated into logic gates in this book. Also, see how hardware elements are described in synthesizable VHDL. This book is a must primer for anyone who is beginning to learn synthesis using VHDL. A chapter on verification explains the many causes of simulation mismatches between pre and post synthesis models and how to avoid these. Modeling guidelines are also provided to help improve synthesis results. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.
EUR 85,87
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : As New. Unread book in perfect condition.
EUR 93,32
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : New.
Vendeur : AussieBookSeller, Truganina, VIC, Australie
EUR 156,95
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : new. Paperback. Learn to model for synthesis using VHDL. See the details of how VHDL gets translated into logic gates in this book. Also, see how hardware elements are described in synthesizable VHDL. This book is a must primer for anyone who is beginning to learn synthesis using VHDL. A chapter on verification explains the many causes of simulation mismatches between pre and post synthesis models and how to avoid these. Modeling guidelines are also provided to help improve synthesis results. Shipping may be from our Sydney, NSW warehouse or from our UK or US warehouse, depending on stock availability.
Vendeur : THE SAINT BOOKSTORE, Southport, Royaume-Uni
EUR 93,33
Quantité disponible : Plus de 20 disponibles
Ajouter au panierPaperback / softback. Etat : New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days.