Peter pirsch (47 résultats)

Etat : good. This is a withdrawn library or rental book. It is stamped or stickered.

Etat : New. Brand New! Fast Delivery This is an International Edition and ship within 24-48 hours. Deliver by FedEx and Dhl, & Aramex, UPS, & USPS and we do accept APO and PO BOX Addresses. Order can be delivered worldwide within 6-10 days and we do have flat rate for up to 2LB. Extra shipping charges will be requested if the Book weight is more than 5 LB. This Item May be shipped from India, United states & United Kingdom. Depending on your location and availability.…

Etat : As New. Unread book in perfect condition.

Etat : New.

Etat : Very Good. Former library copy. Pages intact with possible writing/highlighting. Binding strong with minor wear. Dust jackets/supplements may not be included. Includes library markings. Stock photo provided. Product includes identifying sticker. Better World Books: Buy Books. Do Good.

Etat : New.

Etat : As New. Unread book in perfect condition.

Etat : Gut. 377 Seiten Ehemaliges Bibliotheksexmplar mit Stempel und Signatur in NOCH gutem Zustand.Text Sauber. 9783519061571 Sprache: Deutsch Gewicht in Gramm: 990.

Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Opening.- Constraints, Hurdles and Opportunities for a Successful European Take-Up Action.- RTL Power Modeling.- Architectural Design Space Exploration Achieved through Innovative RTL Power Estimation Techniques.- Power Models for Semi-autonomous RTL Macros.- Power Macro-Modelling for Firm-Macro.- RTL Estimation of Steering Logic Power.- Power Estimation and Optimization.- Reducing Power Consumption through Dynamic Frequency Scaling for a Class of Digital Receivers.- Framework for High-Level Power Estimation of Signal Processing Architectures.- Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses.- Accurate Power Estimation of Logic Structures Based on Timed Boolean Functions.- System-Level Design.- A Holistic Approach to System Level Energy Optimization.- Early Power Estimation for System-on-Chip Designs.- Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures.- Transistor-Level Modeling.- Internal Power Dissipation Modeling and Minimization for Submicronic CMOS Design.- Impact of Voltage Scaling on Glitch Power Consumption.- Degradation Delay Model Extension to CMOS Gates.- Second Generation Delay Model for Submicron CMOS Process.- Asynchronous Circuit Design.- Semi-modular Latch Chains for Asynchronous Circuit Design.- Asynchronous First-in First-out Queues.- Comparative Study on Self-Checking Carry-Propagate Adders in Terms of Area, Power and Performance.- VLSI Implementation of a Low-Power High-Speed Self-Timed Adder.- Power Efficient Technologies.- Low Power Design Techniques for Contactless Chipcards.- Dynamic Memory Design for Low Data-Retention Power.- Double-Latch Clocking Scheme for Low-Power I.P. Cores.- Design of Multimedia Processing Applications.- Architecture, Design, and Verification of an 18 Million Transistor Digital Television and Media Processor Chip.- Cost-Efficient C-Level Design of an MPEG-4 Video Decoder.- Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications.- AdiabaticDesign and ArithmeticModules.- Design of Reversible Logic Circuits by Means of Control Gates.- Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates.- An Adiabatic Multiplier.- Logarithmic Number System for Low-Power Arithmetic.- Analog-Digital Circuits Modeling.- An Application of Self-Timed Circuits to the Reduction of Switching Noise in Analog-Digital Circuits.- PARCOURS - Substrate Crosstalk Analysis for Complex Mixed-Signal-Circuits.- Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits.- Computer Aided Generation of Analytic Models for Nonlinear Function Blocks.…

Etat : New.

Paperback. Etat : new. Paperback. Mit den Fortschritten in der Mikroelektronik waechst auch der Bedarf an VLSI-Realisierungen von digitalen Signalverarbeitungseinheiten. Die zunehmende Komplexitaet der Signalverarbeitungsverfahren fuehrt insbesondere bei Signalen mit hoher Quellenrate auf Anforderungen, die nur durch spezielle Schaltungsstrukturen erfuellt werden koennen. Dieses Buch behandelt Schaltungstechniken und Architekturen zur Erzielung hoher Durchsatzraten von Algorithmen der Signalverarbeitung. Neben alternativen Schaltungstechniken zur Realisierung der Basisoperationen, Addition, Multiplikation und Division werden CORDIC-Architekturen zur Implementierung transzendenter Funktionen vorgestellt. Zur Konzeption von Systemen mit Parallelverarbeitung und Pipelining wird ein allgemeines Verfahren zur Abbildung von Signalverarbeitungsalgorithmen auf anwendungsspezifischen Architekturen erlaeutert. Hierzu werden beispielhaft spezielle Architekturen fuer Filter, Matrixoperationen und die diskrete Fouriertransformation eroertert. Architekturen programmierbarer digitaler Signalprozessoren sowie beispielhafte zugehoerige Implementierungen sind eingeschlossen. Das Buch soll sowohl Studenten und Ingenieure der Elektrotechnik als auch der technischen Informatik mit Architekturkonzepten der digitalen Signalverarbeitung vertraut machen. Mit den Fortschritten in der Mikroelektronik waechst auch der Bedarf an VLSI-Realisierungen von digitalen Signalverarbeitungseinheiten. Das Buch soll sowohl Studenten und Ingenieure der Elektrotechnik als auch der technischen Informatik mit Architekturkonzepten der digitalen Signalverarbeitung vertraut machen. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.…

Etat : Gut. Zustand: Gut | Seiten: 356 | Sprache: Englisch | Produktart: Bücher | (UniversityofHannover,Germany) Audio-VisualChair: J¿orgAbke(UniversityofHannover,Germany) LocalArrangementsChair: CarstenReuter(UniversityofHannover,Germany) ProgramCommitee D. Auvergne(UniversityofMontpellier,France) J. Bormans(IMEC,Belgium) J. Figueras(UniversityofCatalunya,Spain) C. E. Goutis(UniversityofPatras,Greece) A. Guyot(INPGGrenoble,France) R. Hartenstein(UniversityofKaiserslautern,Germany) S. Jones(UniversityofLoughborough,UnitedKingdom) P. Larsson-Edefors(UniversityofLink¿oping,Sweden) E. Macii(PolytechnicofTorino,Italy) V. Moshnyaga(UniversityofFukuoka,Japan) W. Nebel(UniversityofOldenburg,Germany) J. A. Nossek(TechnicalUniversityofMunc ¿ hen,Germany) A. Nunez(UniversityofLasPalmas,Spain) M. Papaefthymiou(UniversityofMichigan,UnitedStates) M. Pedram(UniversityofSouthernCalifornia,UnitedStates) H. P?eiderer(UniversityofUlm,Germany) C. Piguet(CSEM,Switzerland) R. Reis(UniversityofPortoAlegre,Brazil) M. Robert(UniversityofMontpellier,France) A. Rubio(UniversityofCatalunya,Spain) J. Sparsø(TechnicalUniversityofDenmark,Denmark) A. Stempkowsky(AcademyofSciences,Russia) T. Stouraitis(UniversityofPatras,Greece) J. F. M. Theeuwen(Philips,TheNetherlands) A. -M. Trullemans-Anckaert(UniversityofLouvain,Belgium) R. Zafalon(STMicroelectronics,Italy) VIII Organization SteeringCommitee D. Auvergne(UniversityofMontpellier,France) R. Hartenstein(UniversityofKaiserslautern,Germany) W. Nebel(UniversityofOldenburg,Germany) C. Piguet(CSEM,Switzerland) A. Rubio(UniversityofCatalunya,Spain) J. Sparsø(TechnicalUniversityofDenmark,Denmark) A. -M. Trullemans-Anckaert(UniversityofLouvain,Belgium) SponsoringInstitutions EuropeanCommissionDirectorate¿GeneralInformationSociety IEEECircuitsandSystemsSociety TableofContents Opening Constraints, Hurdles, and Opportunities for a Successful European Take-Up Action . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 R. vanLeuken,R. Nouta,A. deGraf(DelftUniversityofTechnology, TheNetherlands) RTL Power Modeling Architectural D. …

Etat : Sehr gut. Zustand: Sehr gut | Seiten: 356 | Sprache: Englisch | Produktart: Bücher | (UniversityofHannover,Germany) Audio-VisualChair: J¿orgAbke(UniversityofHannover,Germany) LocalArrangementsChair: CarstenReuter(UniversityofHannover,Germany) ProgramCommitee D. Auvergne(UniversityofMontpellier,France) J. Bormans(IMEC,Belgium) J. Figueras(UniversityofCatalunya,Spain) C. E. Goutis(UniversityofPatras,Greece) A. Guyot(INPGGrenoble,France) R. Hartenstein(UniversityofKaiserslautern,Germany) S. Jones(UniversityofLoughborough,UnitedKingdom) P. Larsson-Edefors(UniversityofLink¿oping,Sweden) E. Macii(PolytechnicofTorino,Italy) V. Moshnyaga(UniversityofFukuoka,Japan) W. Nebel(UniversityofOldenburg,Germany) J. A. Nossek(TechnicalUniversityofMunc ¿ hen,Germany) A. Nunez(UniversityofLasPalmas,Spain) M. Papaefthymiou(UniversityofMichigan,UnitedStates) M. Pedram(UniversityofSouthernCalifornia,UnitedStates) H. P?eiderer(UniversityofUlm,Germany) C. Piguet(CSEM,Switzerland) R. Reis(UniversityofPortoAlegre,Brazil) M. Robert(UniversityofMontpellier,France) A. Rubio(UniversityofCatalunya,Spain) J. Sparsø(TechnicalUniversityofDenmark,Denmark) A. Stempkowsky(AcademyofSciences,Russia) T. Stouraitis(UniversityofPatras,Greece) J. F. M. Theeuwen(Philips,TheNetherlands) A. -M. Trullemans-Anckaert(UniversityofLouvain,Belgium) R. Zafalon(STMicroelectronics,Italy) VIII Organization SteeringCommitee D. Auvergne(UniversityofMontpellier,France) R. Hartenstein(UniversityofKaiserslautern,Germany) W. Nebel(UniversityofOldenburg,Germany) C. Piguet(CSEM,Switzerland) A. Rubio(UniversityofCatalunya,Spain) J. Sparsø(TechnicalUniversityofDenmark,Denmark) A. -M. Trullemans-Anckaert(UniversityofLouvain,Belgium) SponsoringInstitutions EuropeanCommissionDirectorate¿GeneralInformationSociety IEEECircuitsandSystemsSociety TableofContents Opening Constraints, Hurdles, and Opportunities for a Successful European Take-Up Action . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 R. vanLeuken,R. Nouta,A. deGraf(DelftUniversityofTechnology, TheNetherlands) RTL Power Modeling Architectural D. …

Etat : New.

HRD. Etat : New. New Book. Shipped from UK. Established seller since 2000.

Etat : New.

Etat : new.

Softcover. Etat : gut. 2000. Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation In deutscher Sprache. pages.

Etat : New.

Etat : As New. Unread book in perfect condition.

Etat : As New. Unread book in perfect condition.

Etat : New.

Etat : New. In English.

Etat : New. 1998. 1st Edition. Hardcover. . . . . .

Etat : New. pp. 432.

Etat : New. pp. 432.

Hardcover. Etat : Brand New. 1st edition. 432 pages. 9.50x6.50x1.25 inches. In Stock.

Etat : New. 1998. 1st Edition. Hardcover. . . . . . Books ship from the US and Ireland.

Hardcover. Etat : gut. 1998. Architectures for Digital Signal Processing In englischer Sprache. pages.

Etat : New. 2012. Paperback. . . . . .