Vendeur : ALLBOOKS1, Direk, SA, Australie
EUR 94,34
Quantité disponible : 1 disponible(s)
Ajouter au panierBrand new book. Fast ship. Please provide full street address as we are not able to ship to P O box address.
Vendeur : Basi6 International, Irving, TX, Etats-Unis
EUR 97,78
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : Brand New. New. US edition. Expediting shipping for all USA and Europe orders excluding PO Box. Excellent Customer Service.
Vendeur : Romtrade Corp., STERLING HEIGHTS, MI, Etats-Unis
EUR 97,78
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
Vendeur : Romtrade Corp., STERLING HEIGHTS, MI, Etats-Unis
EUR 100,57
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
Vendeur : SMASS Sellers, IRVING, TX, Etats-Unis
EUR 102,08
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. Brand New Original US Edition. Customer service! Satisfaction Guaranteed.
Vendeur : ALLBOOKS1, Direk, SA, Australie
EUR 109,44
Quantité disponible : 1 disponible(s)
Ajouter au panierBrand new book. Fast ship. Please provide full street address as we are not able to ship to P O box address.
EUR 106,31
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 312.
Vendeur : ALLBOOKS1, Direk, SA, Australie
EUR 112,53
Quantité disponible : 1 disponible(s)
Ajouter au panierBrand new book. Fast ship. Please provide full street address as we are not able to ship to P O box address.
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
EUR 112,15
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 111,60
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 312 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
EUR 112,11
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : New. pp. 312.
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
EUR 122,92
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
Vendeur : Books Puddle, New York, NY, Etats-Unis
EUR 153,64
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 308.
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 159,51
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
EUR 158,33
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
EUR 158,28
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 158,27
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 178,92
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 122,12
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 179,35
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
EUR 188,57
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : Like New. Like New. book.
Edité par Springer-Verlag New York Inc., US, 2006
ISBN 10 : 0387307516 ISBN 13 : 9780387307510
Langue: anglais
Vendeur : Rarewaves.com USA, London, LONDO, Royaume-Uni
EUR 226,57
Quantité disponible : Plus de 20 disponibles
Ajouter au panierHardback. Etat : New. 2006 ed. In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.
EUR 178,14
Quantité disponible : Plus de 20 disponibles
Ajouter au panierGebunden. Etat : New. Guides engineers through the process of building a 1500 wrapperProvides insight into the rules and recommendations of IEEE Std. 1500 Focus on practical design considerations inherent to the application of IEEE Std. 1500 by discussing design choice.
Edité par Springer-Verlag New York Inc., US, 2006
ISBN 10 : 0387307516 ISBN 13 : 9780387307510
Langue: anglais
Vendeur : Rarewaves.com UK, London, Royaume-Uni
EUR 214,53
Quantité disponible : Plus de 20 disponibles
Ajouter au panierHardback. Etat : New. 2006 ed. In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 247,94
Quantité disponible : 2 disponible(s)
Ajouter au panierBuch. Etat : Neu. Neuware - In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 117,69
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The Core Test Wrapper Handbook: Rationale and Application of IEEE Std. 1500tm provides insight into the rules and recommendations of IEEE Std. 1500. This book focuses on practical design considerations inherent to the application of IEEE Std. 1500 by discussing design choices and other decisions relevant to this IEEE standard. The authors provide background information about some of the choices and decisions made throughout the design of IEEE Std. 1500. 308 pp. Englisch.
Vendeur : moluna, Greven, Allemagne
EUR 98,54
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Guides engineers through the process of building a 1500 wrapperProvides insight into the rules and recommendations of IEEE Std. 1500 Focus on practical design considerations inherent to the application of IEEE Std. 1500 by discussing design choice.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 163,62
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. Print on Demand pp. 308.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 164,98
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. PRINT ON DEMAND pp. 308.
Edité par Springer US, Springer US Okt 2014, 2014
ISBN 10 : 148998769X ISBN 13 : 9781489987693
Langue: anglais
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 117,69
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion ¿ a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 308 pp. Englisch.